# Low Power, Low Noise Operational Amplifiers

The MC33178/9 series is a family of high quality monolithic amplifiers employing Bipolar technology with innovative high performance concepts for quality audio and data signal processing applications. This device family incorporates the use of high frequency PNP input transistors to produce amplifiers exhibiting low input offset voltage, noise and distortion. In addition, the amplifier provides high output current drive capability while consuming only 420  $\mu$ A of drain current per amplifier. The NPN output stage used, exhibits no deadband crossover distortion, large output voltage swing, excellent phase and gain margins, low open–loop high frequency output impedance, symmetrical source and sink AC frequency performance.

The MC33178/9 family offers both dual and quad amplifier versions in several package options.

# Features

- 600 Ω Output Drive Capability
- Large Output Voltage Swing
- Low Offset Voltage: 0.15 mV (Mean)
- Low T.C. of Input Offset Voltage:  $2.0 \,\mu V/^{\circ}C$
- Low Total Harmonic Distortion: 0.0024% (@ 1.0 kHz w/600 Ω Load)
- High Gain Bandwidth: 5.0 MHz
- High Slew Rate: 2.0 V/µs
- Dual Supply Operation: ±2.0 V to ±18 V
- ESD Clamps on the Inputs Increase Ruggedness without Affecting Device Performance
- Pb-Free Packages are Available





Figure 1. Representative Schematic Diagram (Each Amplifier)



# **ON Semiconductor®**

http://onsemi.com



# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

# DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 4 of this data sheet.

1

# MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (V <sub>CC</sub> to V <sub>EE)</sub>	VS	+36	V
Input Differential Voltage Range	V <sub>IDR</sub>	Note 1	V
Input Voltage Range	V <sub>IR</sub>	Note 1	V
Output Short Circuit Duration (Note 2)	t <sub>SC</sub>	Indefinite	sec
Maximum Junction Temperature	TJ	+150	°C
Storage Temperature Range	T <sub>stg</sub>	-60 to +150	°C
Maximum Power Dissipation	PD	Note 2	mW
Operating Temperature Range	T <sub>A</sub>	-40 to +85	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Either or both input voltages should not exceed V<sub>CC</sub> or V<sub>EE</sub>.
 Power dissipation must be considered to ensure maximum junction temperature (T<sub>J</sub>) is not exceeded. (See power dissipation performance characteristic, Figure 2.)

# **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MC33178D	SOIC-8	
MC33178DG	SOIC-8 (Pb-Free)	98 Units / Rail
MC33178DR2	SOIC-8	
MC33178DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
MC33178P	PDIP-8	
MC33178PG	PDIP-8 (Pb-Free)	50 Units / Rail
MC33178DMR2	Micro8	
MC33178DMR2G	Micro8 (Pb-Free)	4000 / Tape & Reel
MC33179D	SOIC-14	
MC33179DG	SOIC-14 (Pb-Free)	55 Units / Rail
MC33179DR2	SOIC-14	
MC33179DR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel
MC33179P	PDIP-14	
MC33179PG	PDIP-14 (Pb-Free)	25 Units / Rail
MC33179DTBR2G	TSSOP-14 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# MARKING DIAGRAMS


## DUAL

# QUAD



Micro8 CASE 846A





TSSOP-14 CASE 948G



= Assembly Location WL, L = Wafer Lot

YY, Y = Year


А


WW, W = Work Week G or 🔹 = Pb-Free Package


(Note: Microdot may be in either location)

#### **PIN CONNECTIONS**

DUAL CASE 626/751/846A








Characteristics	Figure	Symbol	Min	Тур	Max	Unit
Input Offset Voltage ( $R_S = 50 \Omega$ , $V_{CM} = 0 V$ , $V_O = 0 V$ ) ( $V_{CC} = +2.5 V$ , $V_{EE} = -2.5 V$ to $V_{CC} = +15 V$ , $V_{EE} = -15 V$ ) $T_A = +25^{\circ}C$ $T_A = -40^{\circ}$ to $+85^{\circ}C$	3	V <sub>IO</sub>	-	0.15	3.0 4.0	mV
Average Temperature Coefficient of Input Offset Voltage ( $R_S = 50 \Omega$ , $V_{CM} = 0 V$ , $V_O = 0 V$ ) $T_A = -40^\circ$ to +85°C	3	$\Delta V_{IO} / \Delta T$	_	2.0	_	μV/°C
Input Bias Current (V <sub>CM</sub> = 0 V, V <sub>O</sub> = 0 V) $T_A = +25^{\circ}C$ $T_A = -40^{\circ}$ to +85°C	4, 5	l <sub>IB</sub>		100	500 600	nA
Input Offset Current (V <sub>CM</sub> = 0 V, V <sub>O</sub> = 0 V) $T_A = +25^{\circ}C$ $T_A = -40^{\circ}$ to +85°C		I <sub>IO</sub>	-	5.0 -	50 60	nA
Common Mode Input Voltage Range $(\Delta V_{IO} = 5.0 \text{ mV}, V_O = 0 \text{ V})$	6	V <sub>ICR</sub>	-13 -	-14 +14	_ +13	V
Large Signal Voltage Gain (V <sub>O</sub> = -10 V to +10 V, R <sub>L</sub> = 600 $\Omega$ ) T <sub>A</sub> = +25°C T <sub>A</sub> = -40° to +85°C	7, 8	A <sub>VOL</sub>	50 25	200 -		kV/V
Output Voltage Swing (V <sub>ID</sub> = $\pm 1.0$ V) (V <sub>CC</sub> = $\pm 15$ V, V <sub>EE</sub> = $-15$ V) R <sub>L</sub> = 300 Ω R <sub>L</sub> = 600 Ω R <sub>L</sub> = 600 Ω R <sub>L</sub> = 2.0 kΩ (V <sub>CC</sub> = $\pm 2.5$ V, V <sub>EE</sub> = $-2.5$ V) R <sub>L</sub> = 600 Ω R <sub>L</sub> = 600 Ω	9, 10, 11	V <sub>0</sub> + V <sub>0</sub> - V <sub>0</sub> + V <sub>0</sub> - V <sub>0</sub> + V <sub>0</sub> + V <sub>0</sub> -	- +12 - +13 - 1.1 -	+12 -12 +13.6 -13 +14 -13.8 1.6 -1.6	- -12 -13 -1.1	V
Common Mode Rejection ( $V_{in} = \pm 13 V$ )	12	CMR	80	110	-	dB
Power Supply Rejection $V_{CC}/V_{EE}$ = +15 V/ –15 V, +5.0 V/ –15 V, +15 V/ –5.0 V	13	PSR	80	110	-	dB
Output Short Circuit Current ( $V_{ID} = \pm 1.0$ V, Output to Ground) Source ( $V_{CC} = 2.5$ V to 15 V) Sink ( $V_{EE} = -2.5$ V to -15 V)	14, 15	I <sub>SC</sub>	+50 -50	+80 -100		mA
Power Supply Current (V <sub>O</sub> = 0 V) (V <sub>CC</sub> = 2.5 V, V <sub>EE</sub> = -2.5 V to V <sub>CC</sub> = +15 V, V <sub>EE</sub> = -15 V) MC33178 (Dual) $T_A = +25^{\circ}C$ $T_A = -40^{\circ}$ to +85°C MC33179 (Quad) $T_A = +25^{\circ}C$ $T_A = -40^{\circ}$ to +85°C	16	ID	- - -	- - 1.7	1.4 1.6 2.4 2.6	mA


# DC ELECTRICAL CHARACTERISTICS ( $V_{CC}$ = +15 V, $V_{EE}$ = -15 V, $T_A$ = 25°C, unless otherwise noted.)


Characteristics	Figure	Symbol	Min	Тур	Max	Unit
Slew Rate (V <sub>in</sub> = -10 V to +10 V, R <sub>L</sub> = 2.0 kΩ, C <sub>L</sub> = 100 pF, A <sub>V</sub> = +1.0 V)	17, 32	SR	1.2	2.0	_	V/µs
Gain Bandwidth Product (f = 100 kHz)	18	GBW	2.5	5.0	-	MHz
AC Voltage Gain (R <sub>L</sub> = 600 $\Omega$ , V <sub>O</sub> = 0 V, f = 20 kHz)	19, 20	A <sub>VO</sub>	-	50	-	dB
Unity Gain Bandwidth (Open–Loop) ( $R_L$ = 600 $\Omega$ , $C_L$ = 0 pF)		BW	-	3.0	-	MHz
Gain Margin ( $R_L = 600 \Omega$ , $C_L = 0 pF$ )	21, 23, 24	A <sub>m</sub>	-	15	-	dB
Phase Margin ( $R_L = 600 \Omega$ , $C_L = 0 pF$ )	22, 23, 24	φm	-	60	-	Deg
Channel Separation (f = 100 Hz to 20 kHz)	25	CS	-	-120	-	dB
Power Bandwidth (V <sub>O</sub> = 20 V <sub>pp</sub> , R <sub>L</sub> = 600 $\Omega$ , THD ≤ 1.0%)		BWp	-	32	-	kHz
Total Harmonic Distortion ( $R_L = 600 \ \Omega_{,v} \ V_O = 2.0 \ V_{pp}, \ A_V = +1.0 \ V$ ) (f = 1.0 kHz) (f = 10 kHz) (f = 20 kHz)	26	THD	- - -	0.0024 0.014 0.024	- - -	%
Open Loop Output Impedance $(V_O = 0 V, f = 3.0 MHz, A_V = 10 V)$	27	Z <sub>O</sub>	-	150	_	Ω
Differential Input Resistance (V <sub>CM</sub> = 0 V)		R <sub>in</sub>	-	200	-	kΩ
Differential Input Capacitance ( $V_{CM} = 0 V$ )		C <sub>in</sub>	-	10	-	pF
Equivalent Input Noise Voltage ( $R_S = 100 \Omega$ ,) f = 10 Hz f = 1.0 kHz	28	e <sub>n</sub>		8.0 7.5	-	nV/√H
Equivalent Input Noise Current f = 10 Hz f = 1.0 kHz	29	i <sub>n</sub>		0.33 0.15	-	pA/√H


























Figure 32. Small Signal Transient Response

Figure 33. Large Signal Transient Response




Figure 34. Telephone Line Interface Circuit

## **APPLICATION INFORMATION**

This unique device uses a boosted output stage to combine a high output current with a drain current lower than similar bipolar input op amps. Its 60° phase margin and 15 dB gain margin ensure stability with up to 1000 pF of load capacitance (see Figure 24). The ability to drive a minimum 600  $\Omega$  load makes it particularly suitable for telecom applications. Note that in the sample circuit in Figure 34 both A2 and A3 are driving equivalent loads of approximately 600  $\Omega$ .

The low input offset voltage and moderately high slew rate and gain bandwidth product make it attractive for a variety of other applications. For example, although it is not single supply (the common mode input range does not include ground), it is specified at +5.0 V with a typical common mode rejection of 110 dB. This makes it an excellent choice for use with digital circuits. The high common mode rejection, which is stable over temperature, coupled with a low noise figure and low distortion, is an ideal op amp for audio circuits.

The output stage of the op amp is current limited and therefore has a certain amount of protection in the event of a short circuit. However, because of its high current output, it is especially important not to allow the device to exceed the maximum junction temperature, particularly with the MC33179 (quad op amp). Shorting more than one amplifier could easily exceed the junction temperature to the extent of causing permanent damage.

#### Stability

As usual with most high frequency amplifiers, proper lead dress, component placement, and PC board layout should be exercised for optimum frequency performance. For example, long unshielded input or output leads may result in unwanted input/output coupling. In order to preserve the relatively low input capacitance associated with these amplifiers, resistors connected to the inputs should be immediately adjacent to the input pin to minimize additional stray input capacitance. This not only minimizes the input pole frequency for optimum frequency response, but also minimizes extraneous "pick up" at this node. Supplying decoupling with adequate capacitance immediately adjacent to the supply pin is also important, particularly over temperature, since many types of decoupling capacitors exhibit great impedance changes over temperature.

Additional stability problems can be caused by high load capacitances and/or a high source resistance. Simple compensation schemes can be used to alleviate these effects.

If a high source of resistance is used  $(R1 > 1.0 \text{ k}\Omega)$ , a compensation capacitor equal to or greater than the input capacitance of the op amp (10 pF) placed across the feedback resistor (see Figure 35) can be used to neutralize that pole and prevent outer loop oscillation. Since the closed loop transient response will be a function of that capacitance, it is important to choose the optimum value for that capacitor. This can be determined by the following Equation:

$$C_{C} = (1 + [R1/R2])^2 \times C_{L} (Z_{O}/R_{2})$$
 (1)

R2

where:  $Z_O$  is the output impedance of the op amp.

For moderately high capacitive loads (500 pF <  $C_L$  < 1500 pF) the addition of a compensation resistor on the order of 20  $\Omega$  between the output and the feedback loop will help to decrease miller loop oscillation (see Figure 36). For high capacitive loads ( $C_L$  > 1500 pF), a combined compensation scheme should be used (see Figure 37). Both the compensation resistor and the compensation capacitor affect the transient response and can be calculated for optimum performance. The value of  $C_C$  can be calculated using Equation 1. The Equation to calculate  $R_C$  is as follows:

$$R_{C} = Z_{O} \times R_{1}/R_{2}$$
 (2)




Figure 36. Compensation Circuit for Moderate Capacitive Loads




Figure 35. Compensation for High Source Impedance





Figure 37. Compensation Circuit for High Capacitive Loads







A = Assembly Location

- WL = Wafer Lot
- YY = Year
- WW = Work Week
- G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.



© Semiconductor Components Industries, LLC, 2019




**STYLES ON PAGE 2** 

- NOTES:
   DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: INCHES.
   DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
   DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT DE VICE 0 40 INCH. NOT TO EXCEED 0.10 INCH. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM
- 5. PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
- DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED. 6.
- DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE 7.
- 8. CORNERS).

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015		0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060 TYP		1.52	TYP
С	0.008	0.014	0.20	0.36
D	0.735	0.775	18.67	19.69
D1	0.005		0.13	
Е	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100	BSC	2.54	BSC
eB		0.430		10.92
L	0.115	0.150	2.92	3.81
М		10°		10°

### GENERIC **MARKING DIAGRAM\***



# 1 T

XXXXX = Specific Device Code A

- = Assembly Location
- WL = Wafer Lot
- YY = Year

G

- ww = Work Week
  - = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " .", may or may not be present.

DOCUMENT NUMBER:	98ASB42428B Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	DESCRIPTION: PDIP-14		PAGE 1 OF 2			
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the						

### PDIP-14 CASE 646-06 ISSUE S


# DATE 22 APR 2015

STYLE 1: PIN 1. COLLECTOR 2. BASE 3. EMITTER 4. NO CONNECTION 5. EMITTER 6. BASE 7. COLLECTOR 8. COLLECTOR 9. BASE 10. EMITTER 11. NO CONNECTION 12. EMITTER 13. BASE 14. COLLECTOR	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. DRAIN 2. SOURCE 3. GATE 4. NO CONNECTION 5. GATE 6. SOURCE 7. DRAIN 8. DRAIN 9. SOURCE 10. GATE 11. NO CONNECTION 12. GATE 13. SOURCE 14. DRAIN
STYLE 5: PIN 1. GATE 2. DRAIN 3. SOURCE 4. NO CONNECTION 5. SOURCE 6. DRAIN 7. GATE 8. GATE 9. DRAIN 10. SOURCE 11. NO CONNECTION 12. SOURCE 13. DRAIN 14. GATE	STYLE 6: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 7: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 8: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 9: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE	STYLE 10: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 11: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 12: PIN 1. COMMON CATHODE 2. COMMON ANODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. COMMON CATHODE 7. COMMON CATHODE 8. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. ANODE/CATHODE 14. ANODE/CATHODE

DOCUMENT NUMBER:	98ASB42428B Electronic versions are uncontrolled except when accessed directly from the Docume Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in rec		
DESCRIPTION:	PDIP-14		PAGE 2 OF 2
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to any articular purpose, nor does ON Semiconductor	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product of cidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically

© Semiconductor Components Industries, LLC, 2019





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SCRIPTION: SOIC-8 NB		PAGE 1 OF 2		
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically		

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. 5. GATE 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 COLLECTOR, DIE #2 3. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 SOURCE GATE 4. 5. DRAIN 6. 7. DRAIN DRAIN DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT 3. 4. TXE 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT 3. 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2. EMITTER, #1 BASE, #2 3. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 8. EMITTER, #1 STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. 5. SOURCE 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. 3. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5. 6. 7. P-DRAIN N-DRAIN N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 3. SOURCE 2 4. 5. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 6.

STYLE 3: PIN 1. 2. DRAIN, DIE #1 DRAIN, #1 DRAIN, #2 3. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND 3. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 2. GATE 1 SOURCE 2 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 2. GATE 1 SOURCE 2 3. 4. GATE 2 5. DRAIN 2 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 3. UVLO 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8. DRAIN

#### STYLE 4: PIN 1. 2. ANODE ANODE ANODE 3. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. 7. COLLECTOR, DIE #2 COLLECTOR, DIE #1 COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) SOURCE (P) 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. COLLECTOR/ANODE 3 COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW TO GND

DATE 16 FEB 2011

2.	DASIC_OFF
3.	DASIC_SW_DET
4.	GND
5.	V_MON
6.	VBULK
7.	VBULK
8.	VIN

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Documen Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		
ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding					

SOURCE 1/DRAIN 2

7.

8. GATE 1


ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the right of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1



\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present.

# **STYLES ON PAGE 2**

DIMENSIONS: MILLIMETERS

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-14 NB		PAGE 1 OF 2	
ON Semiconductor reserves the right the suitability of its products for any particular	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product o ncidental damages. ON Semiconductor does not convey any license under	or guarantee regarding or circuit, and specifically	

0.58

### SOIC-14 CASE 751A-03 ISSUE L


# DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2			
ON Semiconductor and an are trademarks of Semiconductor Components Industrias IIC day ON Semiconductor or its subsidiaries in the United States and/or other countries						

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.






 
 DOCUMENT NUMBER:
 98ASB14087C
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 MICRO8
 PAGE 1 OF 1

 ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the right ot others.



DATE 17 FEB 2016

**ON Semiconductor** 

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1	
ON Semiconductor reserves the right the suitability of its products for any particular terms of the second	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation or assume any liability arising out of the application or use of any product o cidental damades. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically	

DIMENSIONS: MILLIMETERS

1.26

0.36

rights of others.

Pb-Free indicator, "G" or microdot " .",

may or may not be present.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates heets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houts for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries,

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

<u>MC33178D</u> <u>MC33178DG</u> <u>MC33178DMR2</u> <u>MC33178DMR2G</u> <u>MC33178DR2G</u> <u>MC33178DR2G</u> <u>MC33178DR2G</u> <u>MC33179D</u> <u>MC33179DG</u> <u>MC33179DG</u> <u>MC33179DR2</u> <u>MC33179DR2G</u> <u>MC33179DTBR2G</u> <u>MC33179P</u> <u>MC33179PG</u> SCY33178DR2G